
Contents

Ethernet Expansion Board	1
--------------------------	---

Ethernet Interface	3
--------------------	---

Interface I/O Description	3
---------------------------	---

Status and Command Circuitry	4
CPU Read/Write Access	4
LANCE Interrupt Status	4
Read/Write Control Register	4

State Machine Control Circuitry	4
---------------------------------	---

LANCE Interface	6
-----------------	---

Ethernet Interface	6
--------------------	---

Software Interface	6
Expansion Slot	7
On-Board Addressing	7

Contents

Interface Registers and Command Descriptions	7
ID Register (Base Address 03FFFF - 03FFC0)	8
Software Reset	8
LANCE Data Latch	9
Status Ring Address	9
Control Register	9
LANCE Register Address and Data Ports	10

Software Operation	10
---------------------------	-----------

Troubleshooting	11
------------------------	-----------

I/O Cycle	11
Register Read/Write Cycle	13
Board ID Read-Only Cycle	14
CPU LANCE Read/Write Cycle	14

DMA Cycle	14
DMA Read/Write (Single)	15
DMA Read/Write (Burst)	17

Interrupt Cycle	17
------------------------	-----------

Figures

1	Expansion Board Block Diagram	2
2	Ethernet State Diagram	12
3	Expansion Board Cycle Diagram	16
4	CPU non-LANCE Read-Timing Diagram	18
5	CPU non-LANCE Write-Timing Diagram	19
6	CPU LANCE Read-Timing Diagram	20
7	CPU LANCE Write-Timing Diagram	21
8	LANCE DMA Read Cycle	22
9	LANCE DMA Write Cycle	23

Tables

1	Ethernet 15-Pin D Connector	6
2	Expansion Slot Offset Addresses	7
3	State Assignments	13



Ethernet Expansion Board Theory of Operation

This overview summarizes the major functions performed by the UNIX™ PC Ethernet Expansion Board hardware. The topics covered here include:

- o Interface I/O description
- o Status and command circuitry
- o State machine control circuitry
- o LANCE interface
- o Ethernet interface
- o Software interface

Ethernet Expansion Board

The Ethernet Expansion Board (EEB), when plugged into an AT&T UNIX™ PC, provides an interface to an Ethernet communications network operating at a transfer rate of 10MB/sec. The EEB is based on the AMD 7990 and 7992 chip set, which performs the following functions:

- o AM7990 Local Area Network Controller for Ethernet (LANCE) performs memory management, packet handling, error reporting, and interface functions.
- o AM7992 Serial Interface Adapter (SIA) performs Manchester encoding and decoding of the serial bit stream with phase lock loop, clock recovery.

The Expansion Board, as shown in the Figure 1 block diagram, is a circuit board containing the I/O and DMA interface to the LANCE chip, a state machine with a read/write control register, a separate DMA controller for LANCE status, and a board ID/Ethernet address ROM.

Ethernet Expansion Board Theory of Operation




Figure 1 Expansion Board Block Diagram

Ethernet Expansion Board Theory of Operation

Once the LANCE chip is initialized, all data transfers including buffer chaining are handled by the chip. Timing and control are maintained by the on-board state machine. LANCE status is transferred to memory by a separate state machine DMA controller on each LANCE interrupt. This status is placed in a 256-word ring in memory allowing the software a 256-packet interrupt latency. Because of maximum throughput, the CPU is able to find all data and status in memory and never needs to talk directly to the board. The board is also not required to wait for CPU response or to share board resources with the CPU accesses.

LANCE operation consists of two distinct modes, transmit and receive. In the transmit mode, the LANCE chip directly accesses data in memory. Data is conditioned by adding a preamble, sync pattern, and appending a 32-bit cycle redundancy check (CRC).

This packet is sent from the LANCE to the AM7992A Serial Interface Adapter (SIA). The SIA then transmits this packet to the Ethernet system AM7995 transceiver. In the receive mode, packets are sent by the SIA to the LANCE.

Ethernet Interface

The Ethernet system, to which the EEB is connected, consists of an external AM7995 transceiver with power supply and the Ethernet coax transmission line. The EEB is connected to this system by cable. For a detailed description of the Ethernet system interface, refer to the Ethernet/IEEE 802.3 specification and the technical manual for Local Area Network Controller AM 7990 (LANCE) by Advanced Micro Devices.

Interface I/O Description

The expansion-board interface consists of drivers and receivers for all required signals to and from the UNIX PC's expansion bus. The expansion data bus goes through buffers that are controlled by the state machine section to create the internal data bus.

The address bus and the bus cycle control signals are received with buffers that are always enabled to create the internal address and control bus. The internal address and control bus, with the comparator for board ID, allows constant monitoring for board I/O requests, which are then passed on to the state machine.

For board-initiated DMA cycles, the state machine-generated request, read/write, and data strobe signals are also driven onto the expansion bus by this section.

Ethernet Expansion Board Theory of Operation

Status and Command Circuitry

The amount of on-board status and command information is limited. The board ID function has been expanded to allow the CPU to interrogate the board for the 6-byte Ethernet address, as well as for the required 4-byte board ID. This information is contained in a 32-byte prom accessed at odd byte addresses in the upper 32 bytes of the board address block. A write to any of these addresses produces a board reset.

CPU Read/Write Access

The status and command section provides CPU read/write access to the LANCE chip address and data ports. However, due to the long access time of the chip, LANCE reads do not provide data to the CPU in a single cycle. Data is latched on board during the LANCE read; it is then read by the CPU in a separate latch read cycle.

LANCE Interrupt Status

This section contains a 16-bit register and an 8-bit counter. The LANCE interrupt status is written automatically to memory at the location of the combined 24-bit address by the on-board DMA.

Read/Write Control Register

A 4-bit read/write control register is also contained in this section. This register allows the CPU to disable DMA for diagnostic purposes, select Ethernet, and make selections between INT 01 and INT 05. The register contains one unused bit.

State Machine Control Circuitry

The state machine control section consists of five PALs providing control and timing signals for all other sections. A 20R8 PAL determines when a board cycle needs to be initiated and what type of cycle it should be. The 20R8 arbitrates between LANCE DMA requests (HOLD), LANCE interrupts, and CPU I/O requests and generates the LANCE HLDA and expansion bus requests as well as on-board I/O cycles.

Ethernet Expansion Board Theory of Operation

Each of 11 non-idle cycles has its own timing and control requirements (see timing diagrams for more detail). These cycles consist of five CPU-initiated operations which are:

- o CPU non-LANCE Read
- o CPU non-LANCE Write
- o CPU LANCE Read
- o CPU LANCE Write
- o CPU Data Latch Read

These are all individual cycles that can occur only when the state machine is in its idle state. The state machine is always returned to the idle state.

Three additional cycles are initiated by LANCE DMA requests. These are:

- o request cycle
- o LANCE DMA read cycle
- o LANCE DMA write cycle

The request cycle precedes a single LANCE DMA cycle or burst of cycles. This cycle insures UNIX PC LANCE synchronization. The LANCE DMA read or write cycles follow the request cycle. The state machine goes directly from the request cycle to the read or write without going through idle. As long as the LANCE DMA request stays active, each DMA cycle leads directly to the next, again without idle. LANCE DMA requests are either single cycle for buffer management fetches or bursts of eight cycles for data transfers.

The three final cycle types are also linked together with no intervening idle states. When the LANCE asserts its interrupt the state machine executes a status LANCE read cycle reading the LANCE interrupt status into the on-board data latch. A status DMA cycle is executed to place the status in the status ring in memory. Finally, a status LANCE write is executed to clear the LANCE interrupt, and a CPU interrupt is generated at the same time.

Ethernet Expansion Board Theory of Operation

The 20R8 PAL encodes the cycle type in 4 bits. These 4 bits are fed to three additional registered PALS. These signals combine with a 3-bit counter for timing within each cycle and, with several handshake signals from the LANCE, allowing these three PALS to generate all LANCE-related timing and control signals.

In addition, an I/O cycle signal is generated for on-board non-LANCE cycles. This signal goes to the fifth PAL. This PAL is a nonregistered PAL that generates timing and control for on-board I/O that is based on I/O cycle and address decodes.

LANCE Interface

The LANCE interface consists of a 16-bit, multiplexed address and data bus with associated handshake signals. The hardware provides three sets of 16-bit latches for address, read data, and write data. This section also includes a buffer for the upper 5 bits of address and a 4-bit data buffer. These buffers provide for the status write to clear the LANCE interrupt.

Ethernet Interface

The Ethernet interface is handled by the AMD chip set. The LANCE chip sends transmit data to the 7992 and gets receive data and collision detection from the 7992. The 7992 provides the interface to the off-board transceiver through a standard 15-pin D-connector interface. Table 1 lists the pin-out assignments for this connector.

Table 1 Ethernet 15-Pin D Connector

Pin	Signal	Pin	Signal	Pin	Signal
1	GND	6	GND	11	Not Used
2	COL+	7	Not Used	12	RCVR-
3	TRANS+	8	Not Used	13	PLUS12
4	Not Used	9	COL-	14	Not Used
5	RCVR+	10	TRANS-	15	Not Used

Software Interface

The EEB occupies the standard 256Kbyte (or 128K word) block assigned to each expansion slot.

Ethernet Expansion Board Theory of Operation

Expansion Slot

The expansion cards in the UNIX PC are each assigned 256K bytes of address space. Since all addressing is done on word boundaries, 128K words of address space is available. Expansion bus address bits XA1 - XA17 define this space. Each expansion slot contains hardwired identification bits XID0 - XID2 to define seven unique slot addresses. Bits XA18 - XA20 are compared against the slot identification bits to validate the address. Also, address bit XA21 is always zero; similarly, expansion addresses XA22 and XA23 are always ones.

Therefore, once the EEB is plugged into its slot, the predetermined XA18 - XA23 bits generate the offset address, while bits XA1 - XA17 are the base addresses used to access I/O devices.

The offset addresses used in the UNIX PC are listed below.

Table 2 Expansion Slot Offset Addresses

Slot Number	Offset Address (h)
0	0C00000
1	0C40000
2	0C80000
3	0CC0000
4	0D00000
5	0D40000
6	0D80000
7	0DC0000

On-Board Addressing

Only a small number of addresses are decoded for on-board functions. These addresses are not fully decoded in hardware. Undefined addresses should not be used; they may affect on-board functions. Reads and writes are always full words, even if only 8-bit values are significant.

Interface Registers and Command Descriptions

The following paragraphs list the registers used in Ethernet interface operations and the command descriptions that select the I/O functions.

Ethernet Expansion Board Theory of Operation

ID Register (Base Address 03FFFF - 03FFC0)

When the UNIX PC is first powered up, the UNIX kernel reads the ID register into memory. The ID register is a set of 8-bit registers located at odd byte addresses in the upper 32 words of the board address block. The upper four words contain the required board identification numbers. The lowest six words contain the board-specific Ethernet station address. The appropriate driver must determine where the hardware is located. The getslot system call (see UNIX System V User's Manual, drivers(7)) locates the offset (slot). The base address is then added to the offset address to access the appropriate registers.

<u>Base Address</u>	<u>R/W</u>	<u>Description</u>
03FFFF	R	MSB of ID, two's complement
03FFFE	R	Not Used
03FFFD	R	LSB of ID less than two's complement
03FFFC	R	Not Used
03FFFB	R	MSB of ID
03FFFA	R	
	through	
03FFCD		Not Used
03FFCC	R	MSB Ethernet Address
03FFCA	R	Not Used
03FFC9	R	Ethernet Address
03FFC8	R	Not Used
03FFC7	R	Ethernet Address
03FFC6	R	Not Used
03FFC5	R	Ethernet Address
03FFC4	R	Not Used
03FFC3	R	Ethernet Address
03FFC2	R	Not Used
03FFC1	R	LSB Ethernet Address
03FFC0	R	Not Used

Software Reset

A write to any of the four board ID addresses causes the board to be reset and put into an inactive state.

<u>Base Address</u>	<u>R/W</u>	<u>Description</u>
03FFFF	W	Software Reset
	through	
03FFF8	W	Software Reset

Ethernet Expansion Board Theory of Operation

LANCE Data Latch

This read-only, 16-bit latch is required to accommodate the slow LANCE register access time to the expansion-board timing requirements through a two-step process. Reading the on-chip LANCE registers does not produce valid data in time for the active I/O cycle, but the data is stored in the LANCE data latch. Subsequently, a read of the latch will return the desired data to the CPU.

<u>Base Address</u>	<u>R/W</u>	<u>Description</u>
000006	R	LANCE Data Latch

Status Ring Address

This write-only, 16-bit register is used to supply bits A9 to A21 of the status ring address. Bits A1 to A8 are supplied by an on-board counter which is cleared on reset. Together, they supply the addressing for the on-board DMA to place LANCE status in memory automatically. A write to this address clears any pending interrupts.

<u>Base Address</u>	<u>R/W</u>	<u>Description</u>
000006	W	Status Ring Address

Control Register

The board contains a read/write, 4-bit control register to provide selection of interrupt line, LAN interface type, and a DMA disable for diagnostic purposes. This register is reset to zeros by hardware or software reset.

<u>Bit</u>	<u>Signal</u>	<u>Description</u>
D0	DMAEN	1 = DMA Enabled 0 = DMA Disabled
D1	RESERVED	1 = Other Selected 0 = Ethernet Selected
D2	INTSEL	1 = Use Interrupt 01 0 = Use Interrupt 05
D3	SPARE	

Ethernet Expansion Board Theory of Operation

A read of this address also resets the board interrupt.

<u>Base Address</u>	<u>R/W</u>	<u>Description</u>
000004	RW	Control Register

LANCE Register Address and Data Ports

The LANCE chip in slave mode contains two ports. The register address port is a 2-bit port that selects which of the four 16-bit control and status ports are accessed through the register data port.

<u>Base Address</u>	<u>R/W</u>	<u>Description</u>
000002	RW	LANCE Register Address Port
000000	RW	LANCE Register Data Port

Software Operation

Once the LANCE chip has been started, all data and status transfers are done through DMA. No I/O access is permitted to the board except the software reset and interrupt reset functions.

Troubleshooting

The following procedures are a simplified description for troubleshooting a UNIX PC Ethernet Expansion Board that is not functioning properly or has failed a diagnostics test. The following items are required to perform these procedures:

- o Kernel debugger program
- o An Oscilloscope
- o Voltmeter (VOM)
- o Logic Analyzer

The following reference books will also be useful:

- o Ethernet Board Installation and Diagnostics Guide
- o Advanced Micro Devices Local Area Network Controller AM7990 (LANCE) Technical Manual

Before beginning with the troubleshooting procedures, check the schematic against the ICs on the board so they can be identified readily. Also, during operation of the expansion board, the voltage at J2-13 should be 12 - 13 Vdc.

Troubleshooting is concerned with the EEB's three basic cycles and how they relate to components that have failed. Figure 2 is a diagram of the Ethernet states and Table 3 lists the state assignment functions during specific cycles. These cycles are:

- o I/O cycle
- o DMA cycle
- o Interrupt cycle

I/O Cycle

The I/O cycle consists of three individual cycles as follows:

- o Register Read/Write cycle
- o Board ID Read-Only cycle
- o CPU LANCE Read/Write cycle

When the EEB has been reset either by a hardware or software reset, it is at the idle state. By using the Kernel debugger program, the I/O cycle can be examined for the three read and write functions listed above. A failure of any of these cycles indicates the following hardware problems:

Ethernet Expansion Board Theory of Operation




Figure 2 Ethernet State Diagram

Ethernet Expansion Board Theory of Operation

Table 3 State Assignments

Cycle				Function
3	2	1	0	
0	0	0	0	IDLE
0	0	0	1	
0	0	1	0	STLRD
0	0	1	1	STLWR
0	1	0	0	CPUREGRD
0	1	0	1	
0	1	1	0	CPULRD
0	1	1	1	CPULWR
1	0	0	0	LDMARD
1	0	0	1	LDMAWR
1	0	1	0	
1	0	1	1	STDMAWR
1	1	0	0	IORDCYC
1	1	0	1	IOWRCYC
0	0	0	1	RQCYC
1	1	1	1	

Register Read/Write Cycle

A failure of this cycle is a result of a malfunctioning PAL or wrong PAL equation, a cycle status being misread to the state machine, or a clock failure. The following components should be checked for the listed conditions:

- o 4B (PAL16L8A located on schematic page 4) is either malfunctioning or the wrong equation is being read.
- o 4C (PAL20R8A located on schematic page 5) is either malfunctioning or the wrong equation is being read. Also, use the logic analyzer to check pins 19 - 22 for the correct CYC0* - CYC3* sequence (refer to the cycle diagram, Figure 3).
- o 4C - 4F (PAL20R8A, PAL16R8A, PAL16R6A, and PAL16R8A located on schematic sheet 5) are not receiving clock signals on pin 1.

Ethernet Expansion Board Theory of Operation

Board ID Read-Only Cycle

The following components should be checked for failure:

- o 2F (PROM 74S288 or 823123 located on schematic sheet 4) has failed.
- o 4B (PAL16L8A located on schematic sheet 4) has failed.
- o There is no clock present.

CPU LANCE Read/Write Cycle

The LANCE location address is being accessed by writing to the Register Address Pointer (RAP). The CPU LANCE Read cycle is performed in two steps. First, location 0000 is read; second, location 0006 is read-returning the valid data from the address pointed to by RAP.

If the CPU LANCE Read/Write cycle fails, check the following components for the listed conditions:

- o 4C (PAL20R8 located on schematic sheet 5) the pin 19 - 22, CYC0* - CYC3* is not correct.
- o 4E (PAL16R6A located on schematic sheet 5) is not providing the proper signal interface (DAS* and READY*) to the LANCE.
- o 4H (AM 7990 LANCE located on schematic sheet 3) is malfunctioning.

DMA Cycle

The DMA cycle consists of three individual cycles as follows:

- o DMA Read (single or burst) cycle
- o DMA Write (single or burst) cycle
- o STATUS DMA Write (single) cycle

A failure of any of these cycles indicates the following hardware problems as discussed in the following paragraphs.

DMA Read/Write (Single)

On the first two cycles, DMA Read and DMA Write, the address is provided by LANCE. For STATUS DMA Write, the address comes from the on board registers 1G and 1E, and ring counters 2B and 2C, located on schematic page 4. These are written to during initialization.

The LANCE performs 12 single DMA READ cycles when a 1 is being written to the initializing bit of the LANCE control-status register. Using a logic analyzer, check 5D, pin 8 (RQ) located on schematic page 4, for these 12 requests corresponding to bus grant (BG) from 1H, pin 16 with 1A pin 12 (XR/W*) high.

Also, check the signal timing at LANCE as follows:

- o 4H pin 17 (HOLD*) schematic page 3
- o 4H pin 19 (HLDA*)
- o 4H pin 18 (LAS*)
- o 4H pin 14 (DAS*)
- o 4H pin 22 (READY*)

Refer to the timing diagram in Figure 3.

After initialization, LANCE generates the interrupt active low at 4H pin 11. The state machine gets the status from the LANCE and writes to the status ring. The content is 01C1 (see the bit definition in the LANCE technical manual). The state machine then generates the interrupt to the CPU at the same time that it writes 1s to the LANCE, clearing the LANCE interrupt and status. If the initialization is complete and correct, the status content at the CPU memory will be 01C1.

Ethernet Expansion Board Theory of Operation




Figure 3 Expansion Board Cycle Diagram

Next, the LANCE performs a single DMA read to the TMD1 every 1.6 msec. Using the oscilloscope, check the RQ and BG activity. BG should have a 500 nsec pulse width. RQ should be gone 100 nsec after BG is active. If there is no activity (neither RQ nor BG) check if HOLD*, HLDA*, LAS*, DAS*, READY*, and CYC0 through CYC3* are generated from 4C, located on schematic page 5.

The cycle should not be stuck at DMA Read longer than 3 us. If it is, this indicates that 4C and 4E on schematic page 5 or the LANCE is defective.

DMA Read/Write (Burst)

Using a logic analyzer, observe the DMA Read/Write burst. The burst should consist of a transfer of 8 words, except for the last cycle if data is fewer than 8 words. If the DMA Read/Write burst does not perform properly, check 4C and 4E on schematic page 5, or the LANCE.

Interrupt Cycle

The interrupt cycle consists of the LANCE sending an interrupt to the state machine at the completion of an operation. If there is an error, the state machine reads the LANCE status and requests that the status DMA Write cycle be performed. Once the state machine gets the bus, it writes to the location of the current status ring address and updates the status ring address. Then the state machine generates the interrupt to the CPU. Note that the status ring content normally shows whether the problem is in either reception or transmission of data. Check the receive or transmit descriptor ring for further status information.




Figure 4 CPU non-LANCE Read-Timing Diagram




Figure 5 CPU non-LANCE Write-Timing Diagram




Figure 6 CPU LANCE Read-Timing Diagram




Figure 7 CPU LANCE Write-Timing Diagram




Figure 8 LANCE DMA Read Cycle





Figure 9 LANCE DMA Write Cycle

(

(

1


NOTES: UNLESS OTHERWISE SPECIFIED:
 1. ALL RESISTOR VALUES ARE IN OHMS, $\frac{1}{4}W$.
 2. ALL CAPACITOR VALUES ARE IN MICROFARADS.
 3. PAGE REFERENCE SHOWN AS
 SHEET NO.



4 THE FOLLOWING COMPONENTS ARE NOT USED ON PCB
 C37, 40, K1, 2, R10, VR2, CR2, 5SR1.

I.C. VOLTAGE CHART

DEVICE	REF. DESGN.	VCC	GN0	PAGE NO.	UNUSED GATES
74FC4	5B, 3C, 6A	14	7	2, 4, 5, 7	5B (2, 6A), 6 (10, 12)
74FC8	6H	14	7	2, 5	
74FC4	6D	14	7	2, 4, 5	6C (1-6)
74LS16	2A, 5A, 5D, 6C	14	7	2, 3	6E (6, 11)
74LS25	6E	20	10	4	
74LS25	1H	20	10	4, 7	
74LS24A	1A, 12C, 1F	20	10	4	
74LS25	1C, 1D	20	10	4	
74LS73	2D, 2G, 3D, 3E, 3F, 3G, 3H	20	10	4	
74LS74	1E, 1G	14	7	5	
74LS74	5C	16	8	5	
74LS125	5E	14	7	5	
74LS161	4A	16	8	5	
74LS175	5B	20	10	2	
74LS244	2H	14	7	4, 5	5F (6-13)
74LS395	2B, 5F	14	7	5	
74S79	3A	16	8	4	
74S75	1B	16	8	4	
74S74B	2F	16	8	4	
74S73	7F	6	4	3	
DAL1676A	4E	20	10	5	
DAL1678A	4D, 4F	20	10	5	
DAL1678A	4C	24	12	5	
PAL16L8A	4B	20	10	4	
KFMR 150	8G	48	1, 24	3	
AM7920	4H	18, 19	6, 7, 15	3	
DELAY LINE	6F	14	7	3	



REFERENCE DESIGNATIONS

LAST USED	NOT USED
C63	
CR2	
E9	
F1	
K2	
L1	
R13	
RP8	
VR2	

SPARES (EXCL. I.C.'S)

DRAWING	QUANTITY	DESCRIPTION
RP4	4, 7	
RP7	6	
J1	1, 3, 4, 3, 6, 3, 7, 4, 2, 4, 5, 6, 7, 1, 7, 4, 8, 3, 9	
J2	4, 7, 8, 11, 14, 15	


DATE: 11/21/85
 DRAWN BY: J. GUYEN
 CHECKED BY: J. GUYEN
 APPROVED BY: J. GUYEN
 TITLE: RELEASE TO CONTROL

CONVERGENT TECHNOLOGIES


SCHEMATIC, ETHERNET


D-08-00243-00 A

SHEET 1 OF 5



D-08-00243-00 A
 Rev. 1
 D-08-00243-00 A
 Rev. 1
 D-08-00243-00 A
 Rev. 1
 D-08-00243-00 A
 Rev. 1






REV	DATE	DESCRIPTION	BY	CHK
1	10/1/88	RELEASE TO CONTROL	J.P.	J.P.
2	10/1/88	REVISED TO 25.5	J.P.	J.P.

- NOTES: UNLESS OTHERWISE SPECIFIED
1. MARK APPROPRIATE DATE (BHRR) CODE TO SHOW DATE OF MANUFACTURE
 2. FOR COMPLETE LIST OF MATERIALS SEE D-60-00243-00
 3. SCHEMATIC REF D-88-28243-00
 4. ON SOLDER SIDE ALL COMPONENT LEADS MUST BE CUT TO A LENGTH NOT EXCEEDING 1.0" LEAD PROTRUSION OF MIN .030 AND MAX .068 (TYP .038)
 5. CONNECTOR MOUNTING SCREW IS INSERTED FROM SOLDER SIDE OF BOARD
 6. COMPONENT HEIGHT SHALL NOT EXCEED .440
 7. REFLEX INDICATED COMPONENTS TO P.C.B. USING HOT-MELT ADHESIVE, AFTER WAVE-SOLDER
 8. THE FOLLOWING COMPONENTS ARE NOT USED ON THIS VERSION:
K1, 2 SPR
R19
V12

INCHES		THIRD ANGLE PROJECTION		SHEET	
1	2	3	4	5	6
PARTS LIST		CONVERTING TECHNOLOGIES		D-60-00243-00 A	
TITLE		ASSEMBLY DRAWING, ETHERNET P.C.B.		SCALE 1:1	
DATE		10/1/88		DRAWN BY	
BY		J.P.		CHECKED BY	
APPROVED BY		J.P.		DATE	
DO NOT SCALE DRAWING					

1



REV	DATE	BY	CHK	APP'D
1				
A RELEASE TO CONTROL				

NOTES:

DO NOT SOLER THIS DRAWING

- UL SYMBOL REQUIRED
- UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES
- MECHANICAL TOLERANCE XX +/- .018 XXX +/- .005
- FRONT TO BACK REGISTRATION +/- .003
- MINIMUM CONDUCTOR WIDTH .008
- MINIMUM AIRGAP .008
- MATERIALS TO BE GLASS EPOXY TYPE 4 UL APPROVED
- WET COPPER PLATING 2 OZ ON OUTER LAYER PER MIL-P-47226, MIN 99.5% PURE, COLOR NATURAL
- METAL-CLAD LAMINATES SHALL BE IN ACCORDANCE WITH MIL-P-13949
- BOARD THICKNESS TO BE .062 +/- .005 (GLASS TO GLASS)
- INSPECTION CRITERIA PER IPC-A-600C
- VEHICLE SHALL SELECT PROCESSES, EQUIPMENT AND MATERIALS IN ORDER TO PROVIDE ZERO DEFECT PRODUCT
- SOLDERMASK BOTH SIDES OF BOARD USING ARTWORK PROVIDED
- SOLDERMASK SHALL BE PC801, DRY FILM OR PRIZEMER
- SILKSCREEN COMPONENT SIDE USING ARTWORK PROVIDED
- COLOR WHITE, NON-CONDUCTIVE
- UNLESS OTHERWISE SPECIFIED ALL HOLES ARE PLATED THROUGH
- ALL HOLES TO BE FINISHED SIZE AFTER PLATING
- ALL HOLES SHALL BE LOCATED WITHIN .003 OF THEIR TRUE POSITION WITH RESPECT TO THE PAD CENTER

HOLE SCHEDULE

CODE	DESCRIPTION	QTY	PLATING
UNMKD	Ø39 ± .003	Ø19	Ø15
A	Ø93 ± .003	6	YES
C	Ø25 ± .002	4	NO
E	Ø28 ± .003	2	YES
F	Ø52 ± .003	2	YES
G	Ø62 ± .003	5	YES
H	Ø152 ± .003	1	YES



LAYER ORIENTATION

(END TO SOLDER)

FABRICATION DWG ETHERNET	
D-43-0243-02	
(Sheet 1 of 1)	
INCHES 1/16" 1/8" 3/16" 1/4" 3/8" 1/2" 5/8" 3/4" 7/8" 1"	APPROXIMATE 1/16" 1/8" 3/16" 1/4" 3/8" 1/2" 5/8" 3/4" 7/8" 1"
SCALE 1:1	DATE 11/11/99
DESIGNED BY M. NGUYEN	CHECKED BY M. NGUYEN
DATE 11/11/99	DATE 11/11/99
PROJECT NO. D-43-0243-02	REV. 1
DESCRIPTION FABRICATION DWG	SCALE 1:1